[1]
E. H. Bensikaddour and A. Boutte, “Motor speed control using a fault tolerance implementation on SRAM-based FPGA”, Alger. J. Eng. Technol, vol. 8, no. 2, pp. 302–308, Dec. 2023.